Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device contact sizing in integrated circuit structures

Device contact sizing in integrated circuit structures

US Patent 12211898 · Granted Jan 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stitching to enable dense interconnect arrangements2025
Power rail between fins of a transistor structure2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Dual metal gate structures on nanoribbon semiconductor devices2025
Source/drain regions in integrated circuit structures2025
Source/drain regions in integrated circuit structures2025
Source/drain regions in integrated circuit structures2025
Source/drain regions in integrated circuit structures2025
Asymmetric gate structures and contacts for stacked transistors2025
Integrated circuit structures with gate cuts above buried power rails2025
3D 1T1C stacked dram structure and method to fabricate2025
Gate spacing in integrated circuit structures2025