{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of forming a TEOS cap layer at low temperature and reduced deposition rate", "item": "https://www.patentleaderboard.com/patent/7807233"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a TEOS cap layer at low temperature and reduced deposition rate

Method of forming a TEOS cap layer at low temperature and reduced deposition rate

US Patent 7807233 · Granted Oct 5, 2010

Estimated economic value: $25,101,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spacer for a gate electrode having tensile stress and a method of forming the sa2014
Spacer for a gate electrode having tensile stress and a method of forming the sa2014
Technique for forming a dielectric interlayer above a structure including closel2014
Compressive stress transfer in an interlayer dielectric of a semiconductor devic2014
Increased density of low-K dielectric materials in semiconductor devices by appl2014
Increased stability of a complex material stack in a semiconductor device by pro2013
Spacer for a gate electrode having tensile stress and a method of forming the sa2013
Non-insulating stressed material layers in a contact level of semiconductor devi2013
Enhanced adhesion of PECVD carbon on dielectric materials by providing an adhesi2013
Stress engineering in a contact level of semiconductor devices by stressed condu2012
Method of forming a dielectric cap layer for a copper metallization by using a h2012
Semiconductor device comprising isolation trenches inducing different types of s2012