Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a semiconductor device having an extended stress liner

Method for fabricating a semiconductor device having an extended stress liner

US Patent 7761838 · Granted Jul 20, 2010

Estimated economic value: $12,141,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intermittent characteristic-based demand-side resource coordination control meth2025
High density capacitors formed from thin vertical semiconductor structures such 2020
Systems and methods for fabricating a polycrystaline semiconductor resistor on a2018
High density capacitors formed from thin vertical semiconductor structures such 2018
Metal capacitor design for improved reliability and good electrical connection2017
Systems and methods for fabricating a polycrystaline semiconductor resistor on a2017
Semiconductor devices having stressor regions and related fabrication methods2016
Semiconductor device comprising a buried poly resistor2015
Self-aligned silicidation for replacement gate process2014
Electronic device and method of biasing2014
Electronic device and method of biasing2014
Electronic device and method of biasing2014