Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Field effect transistor having a doped gate electrode with reduced gate depletion and method of forming the transistor

Field effect transistor having a doped gate electrode with reduced gate depletion and method of forming the transistor

US Patent 7494872 · Granted Feb 24, 2009

Estimated economic value: $4,276,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage extended drain MOSFET (EDMOS) devices in a high-k metal gate (HKMG)2023
Co-integrated high voltage (HV) and medium voltage (MV) field effect transistors2022
Process for forming semiconductor layers of different thickness in FDSOI technol2018
Method of forming a semiconductor device structure using differing spacer widths2018
Method of forming a gate mask for fabricating a structure of gate lines2016
Semiconductor structure including at least one electrically conductive pillar, s2016
SOI transistor having drain and source regions of reduced length and a stressed 2016
DRAM cell based on conductive nanochannel plate2015
Shallow pn junction formed by in situ doping during selective growth of an embed2014
DRAM cell based on conductive nanochannel plate2014
Self-aligned silicidation for replacement gate process2014
Semiconductor device with reduced threshold variability having a threshold adjus2014