Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Time-of-life counter design for handling instruction flushes from a queue

Time-of-life counter design for handling instruction flushes from a queue

US Patent 7490224 · Granted Feb 10, 2009

Estimated economic value: $5,620,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prediction confirmation for cache subsystem2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Trace cache with filter for internal control transfer inclusion2025
Virtual channel support using write table2024
Prediction confirmation for cache subsystem2024
Accelerator architecture on a programmable platform2023
Processor for avoiding reduced performance using instruction metadata to determi2023
Prediction confirmation for cache subsystem2022
Thread transition management2022
Dynamic fusion based on operand size2021
Method to ensure forward progress of a processor in the presence of persistent e2021
Multi-cycle latch tree synthesis2021