Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for early fixed latency subtractive decoding including speculative acknowledging

Systems and methods for early fixed latency subtractive decoding including speculative acknowledging

US Patent 7406552 · Granted Jul 29, 2008

Estimated economic value: $16,946,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for packing extended reach wells using inflow control device2021
Hardware-based virtual machine communication supporting direct memory access dat2021
Component redundancy systems, devices, and methods2021
Enhanced storage encryption with total memory encryption (TME) and multi-key tot2020
Method and apparatus for completing pending write requests to volatile memory pr2020
Providing per core voltage and frequency control2020
Mechanism to provide workload and configuration-aware deterministic performance 2019
Hardware-based virtual machine communication2019
Invalidating reads for cache utilization in processors2019
Interconnected ring network in a multi-processor system2019
Method and apparatus for completing pending write requests to volatile memory pr2018
Apparatus and method for avoiding conflicting entries in a storage structure2018