Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Invalidating reads for cache utilization in processors

Invalidating reads for cache utilization in processors

US Patent 10235302 · Granted Mar 19, 2019

Estimated economic value: $29,538,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Presentation of direct accessed storage under a logical drive model2024
Presentation of direct accessed storage under a logical drive model2023
Hardware-based virtual machine communication supporting direct memory access dat2021
Hardware-based virtual machine communication supporting direct memory access dat2021
Enhanced storage encryption with total memory encryption (TME) and multi-key tot2020
Method and apparatus for completing pending write requests to volatile memory pr2020
Hardware-based virtual machine communication2019
Hardware-based virtual machine communication2019
Method and apparatus for completing pending write requests to volatile memory pr2018
Method, apparatus, and system for plugin mechanism of computer extension bus2018
Sideband parity handling2017
Presentation of direct accessed storage under a logical drive model2016