Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Load address dependency mechanism system and method in a high frequency, low power processor system

Load address dependency mechanism system and method in a high frequency, low power processor system

US Patent 7363468 · Granted Apr 22, 2008

Estimated economic value: $8,943,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mobile tobacco receiving station2024
Assignment of microprocessor register tags at issue time2024
Fast mapper restore for flush in processor2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Inferring future value for speculative branch resolution in a microprocessor2024
Accelerator architecture on a programmable platform2023
Inferring future value for speculative branch resolution2023
Dependency skipping execution2023
On-the-fly adjustment of issue-write back latency to avoid write back collisions2023
Method, apparatus, and system for memory bandwidth aware data prefetching2023
Execution elision of intermediate instruction by processor2022
Fast perfect issue of dependent instructions in a distributed issue queue system2022