Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Execution elision of intermediate instruction by processor

Execution elision of intermediate instruction by processor

US Patent 11537402 · Granted Dec 27, 2022

Estimated economic value: $9,721,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Row hammer mitigation using hierarchical detectors2025
Selectable row hammer mitigation2025
Row hammer interrupts to the operating system2025
Aliased row hammer detector2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Finite time counting period counting of infinite data streams2025
Routing instructions in a microprocessor2025
Routing instruction results to a register block of a subdivided register file ba2025
Routing instruction results to a register block of a subdivided register file ba2025
Area-optimized row hammer mitigation2024
Practical and efficient row hammer error detection2024