Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for forming a transistor having raised drain and source regions with a tri-layer hard mask for gate patterning

Technique for forming a transistor having raised drain and source regions with a tri-layer hard mask for gate patterning

US Patent 7279389 · Granted Oct 9, 2007

Estimated economic value: $8,436,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage extended drain MOSFET (EDMOS) devices in a high-k metal gate (HKMG)2023
Oxygen vacancy of amorphous indium gallium zinc oxide passivation by silicon ion2022
Co-integrated high voltage (HV) and medium voltage (MV) field effect transistors2022
Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs2019
Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned a2019
Simplified gate to source/drain region connections2019
Process for forming semiconductor layers of different thickness in FDSOI technol2018
Method, apparatus, and system for using a cover mask for enabling metal line jum2018
Method, apparatus, and system for using a cover mask for enabling metal line jum2018
Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned a2018
Method of forming a semiconductor device structure using differing spacer widths2018
Pass-through contact using silicide2017