Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system architecture for a processor connected to a high speed bus transceiver

Computer system architecture for a processor connected to a high speed bus transceiver

US Patent 7234017 · Granted Jun 19, 2007

Estimated economic value: $11,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inductor tuning in superconducting circuits2025
Interfacing with superconducting circuitry2024
Data transmission flow control regime2024
Proactive voltage droop reduction and/or mitigation in a processor core2023
Scheduling of tasks for execution in parallel based on geometric reach2023
Modular computing device with common AC power2022
Proactive voltage droop reduction and/or mitigation in a processor core2022
Dynamic thread status retrieval using inter-thread communication2022
Scheduling of tasks for execution in parallel based on geometric reach2022
Test and characterization of ring in superconducting domain through built-in sel2022
Electrical connection management using a card2021
Instructions controlling access to shared registers of a multi-threaded processo2021