Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Materials and method to seal vias in silicon substrates

Materials and method to seal vias in silicon substrates

US Patent 7199450 · Granted Apr 3, 2007

Estimated economic value: $7,379,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resist patterned redistribution wiring on copper polyimide via layer2025
Lab scanner2025
Infrared debond damage mitigation by copper fill pattern2025
Mid-processing removal of semiconductor fins during fabrication of integrated ci2025
Methods and apparatus for producing a glass ribbon2025
3D nanochannel interleaved devices2025
Resistance tunable fuse structure formed by embedded thin metal layers2024
System and process for forming curved glass laminate article utilizing glass vis2024
Mid-processing removal of semiconductor fins during fabrication of integrated ci2024
Electronic device console with natural draft cooling2023
Surface conversion in chemical mechanical polishing2023
Nano multilayer carbon-rich low-k spacer2023