Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual spacer process for non-volatile memory devices

Dual spacer process for non-volatile memory devices

US Patent 7012008 · Granted Mar 14, 2006

Estimated economic value: $17,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory with inter-die connection2025
Method of spacer formation with straight sidewall of memory cells2025
Non-volatile memory with efficient signal routing2024
Contacts for semiconductor devices2023
Split gate charge trapping memory cells having different select gate and memory 2022
Memory first process flow and device2022
Resistive change elements using passivating interface gaps and methods for makin2022
Memory device having programmable impedance elements with a common conductor for2021
Memory device having programmable impedance elements with a common conductor for2021
Reference circuits and methods for resistive memories2021
System, computer-readable storage medium and method of deep learning of texture 2021
Contacts for semiconductor devices2021