{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Technique for forming recessed sidewall spacers for a polysilicon line", "item": "https://www.patentleaderboard.com/patent/7005358"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for forming recessed sidewall spacers for a polysilicon line

Technique for forming recessed sidewall spacers for a polysilicon line

US Patent 7005358 · Granted Feb 28, 2006

Estimated economic value: $11,043,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage extended drain MOSFET (EDMOS) devices in a high-k metal gate (HKMG)2023
Co-integrated high voltage (HV) and medium voltage (MV) field effect transistors2022
Process for forming semiconductor layers of different thickness in FDSOI technol2018
Method of forming a semiconductor device structure using differing spacer widths2018
Method of forming a gate mask for fabricating a structure of gate lines2016
Semiconductor structure including at least one electrically conductive pillar, s2016
SOI transistor having drain and source regions of reduced length and a stressed 2016
Shallow pn junction formed by in situ doping during selective growth of an embed2014
Spacer for a gate electrode having tensile stress and a method of forming the sa2014
Wall construction and component for the same2014
Self-aligned silicidation for replacement gate process2014
Semiconductor device with reduced threshold variability having a threshold adjus2014