Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System level in-situ integrated dielectric etch process particularly useful for copper dual damascene

System level in-situ integrated dielectric etch process particularly useful for copper dual damascene

US Patent 6949203 · Granted Sep 27, 2005

Estimated economic value: $49,865,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Halogen resistant coatings and methods of making and using thereof2025
Protective metal oxy-fluoride coatings2025
Atomic layer deposition coatings for high temperature ceramic components2025
Hafnium aluminum oxide coatings deposited by atomic layer deposition2025
Zone-controlled rare-earth oxide ALD and CVD coatings2025
Ion beam sputtering with ion assisted deposition for coatings on chamber compone2025
Chamber components with polished internal apertures2024
Atomic layer deposition of protective coatings for semiconductor process chamber2024
Methods of making nanopowders, nanoceramic materials and nanoceramic components2024
Semiconductor processing system2024
Plasma resistant process chamber lid2024
Multi-layer plasma resistant coating by atomic layer deposition2024