Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of resource optimization in programmable logic devices to reduce test time

Methods of resource optimization in programmable logic devices to reduce test time

US Patent 6944809 · Granted Sep 13, 2005

Estimated economic value: $11,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing metadata switches and platform licenses in a distributed system2025
Flexible manufacturing flow enabled by adaptive binning system2020
Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Method of selecting routing resources in a multi-chip integrated circuit device2019
Timing closure of circuit designs for integrated circuits2019
Generating clock trees for a circuit design2018
Placement and routing of clock signals for a circuit design2018
Clock region partitioning and clock routing2016
Hierarchical pushdown of cells and nets to any logical depth2016
Configuration and testing of multiple-die integrated circuits2015
Wide band deterministic interface2015
Method and circuit for testing accuracy of delay circuitry2014