Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Placement and routing of clock signals for a circuit design

Placement and routing of clock signals for a circuit design

US Patent 10042971 · Granted Aug 7, 2018

Estimated economic value: $10,177,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synchronous clock domain crossing skew optimization and multi-clock buffer (MBUF2023
Serialization in electronic design automation flows2021
Incremental initialization by parent and child placer processes in processing a 2021
Evaluation of nets for suitability of time domain multiplexing during partitioni2020
Clock tree routing in programmable logic device2020
Timing closure of circuit designs for integrated circuits2019
Processing of a circuit design for debugging2018
Generating clock trees for a circuit design2018
Generating clock trees for a circuit design2018
Generating clock trees for a circuit design2018
Multithreaded scheduling for placement of circuit designs using connectivity and2016
Clock region partitioning and clock routing2016