Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multithreaded scheduling for placement of circuit designs using connectivity and utilization dependencies

Multithreaded scheduling for placement of circuit designs using connectivity and utilization dependencies

US Patent 9529957 · Granted Dec 27, 2016

Estimated economic value: $14,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gas cooling-scrubbing apparatus and method2024
Method and device for calling program module in PLC ladder programming environme2022
Message queuing telemetry transport (MQTT) data transmission method, apparatus, 2022
Partition wire assignment for routing multi-partition circuit designs2022
Serialization in electronic design automation flows2021
Serialization in electronic design automation flows2021
Multiprocessing flow and massively multi-threaded flow for multi-die devices2021
Data processing engine (DPE) array routing2021
Incremental initialization by parent and child placer processes in processing a 2021
Data processing engine (DPE) array global mapping2020
Data processing engine (DPE) array global mapping2020
Data processing engine (DPE) array detailed mapping2020