Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock tree routing in programmable logic device

Clock tree routing in programmable logic device

US Patent 10860765 · Granted Dec 8, 2020

Estimated economic value: $24,793,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resource management2024
Optimizing use of computer resources in implementing circuit designs through mac2024
Resource management2024
Synchronous clock domain crossing skew optimization and multi-clock buffer (MBUF2023
Sub-FPGA level compilation platform with adjustable dynamic region for emulation2023
Chip transfer substrate, chip transfer device and chip transfer method2022
Plastic frame, backlight module and display device2022
Electrical connector with mate assist having feedback2022
Serialization in electronic design automation flows2021
Programmable integrated circuits for emulation2021
Incremental initialization by parent and child placer processes in processing a 2021
Evaluation of nets for suitability of time domain multiplexing during partitioni2020