Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-FPGA level compilation platform with adjustable dynamic region for emulation/prototyping designs

Sub-FPGA level compilation platform with adjustable dynamic region for emulation/prototyping designs

US Patent 11681846 · Granted Jun 20, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D stacked device having improved data flow2025
Software defined device variants2025
Device group synchronization2025
Obtaining inferences to perform access requests at a non-relational database sys2025
Enhanced cross-media channel deterministic and modeled presentation frequency li2024
Resource management2024
Random reads using multi-port memory and on-chip memory blocks2024
Optimizing use of computer resources in implementing circuit designs through mac2024
Resource management2024
Time-division multiplexing (TDM) in integrated circuits for routability and runt2024
Ordering updates to secondary indexes using conditional operations2024
Offline index builds for database tables2024