Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuration and testing of multiple-die integrated circuits

Configuration and testing of multiple-die integrated circuits

US Patent 9091727 · Granted Jul 28, 2015

Estimated economic value: $13,247,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible manufacturing flow enabled by adaptive binning system2020
Method and apparatus for testing programmable integrated circuits2011
Internal voltage level shifting for screening cold or hot temperature defects us2011
Method and apparatus for eliminating noise induced errors during test of a progr2009
Built-in self test (BIST) technology for testing field programmable gate arrays 2007
Methods of resource optimization in programmable logic devices to reduce test ti2005