Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-k dielectric layer stack including an etch indicator layer for use in the dual damascene technique

Low-k dielectric layer stack including an etch indicator layer for use in the dual damascene technique

US Patent 6927161 · Granted Aug 9, 2005

Estimated economic value: $9,550,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits with an insultating layer and methods for producing such int2016
Spacer for a gate electrode having tensile stress and a method of forming the sa2014
Technique for forming a dielectric interlayer above a structure including closel2014
Technique for forming a dielectric interlayer above a structure including closel2014
Compressive stress transfer in an interlayer dielectric of a semiconductor devic2014
Increased density of low-K dielectric materials in semiconductor devices by appl2014
Increased density of low-K dielectric materials in semiconductor devices by appl2014
Increased stability of a complex material stack in a semiconductor device by pro2013
Increased stability of a complex material stack in a semiconductor device by pro2013
Methods of fabricating a semiconductor IC having a hardened shallow trench isola2013
Non-insulating stressed material layers in a contact level of semiconductor devi2013
Metal cap layer with enhanced etch resistivity for copper-based metal regions in2013