Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurage data setup/hold timing circuit with user programmable delay

Configurage data setup/hold timing circuit with user programmable delay

US Patent 6907539 · Granted Jun 14, 2005

Estimated economic value: $5,101,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed test architecture for multiport RAMs or other circuitry2004
Method, architecture and circuit for controlling and/or operating an oscillator2003
Data packet transmission scheduling2003
Fifo bus-sizing, bus-matching datapath architecture2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Data packet transmission scheduling using a partitioned heap2002
Memory architecture2002
Composite flag generation for DDR FIFOs2002
Apparatus and method for shorting retransmit recovery times utilizing cache memo2002
Column redundancy scheme for bus-matching fifos2001
Memory architecture2001
Oscillator circuit controlled by programmable logic2001