Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for shorting retransmit recovery times utilizing cache memory in high speed FIFO

Apparatus and method for shorting retransmit recovery times utilizing cache memory in high speed FIFO

US Patent 6366979 · Granted Apr 2, 2002

Estimated economic value: $12,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Information searching method and device, computer equipment and storage medium2025
Method, apparatus and device for implementing search2025
Displacement measuring apparatus, displacement measuring method and photolithogr2024
Method and apparatus for information display, and non-volatile computer storage 2024
Adjustment method of an atmos clock and detection system performing the same2020
Configurage data setup/hold timing circuit with user programmable delay2005
Distributed test architecture for multiport RAMs or other circuitry2004
Method, architecture and circuit for controlling and/or operating an oscillator2003
Data packet transmission scheduling2003
Fifo bus-sizing, bus-matching datapath architecture2003
Fifo bus-sizing, bus-matching datapath architecture2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002