Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Distributed test architecture for multiport RAMs or other circuitry

Distributed test architecture for multiport RAMs or other circuitry

US Patent 6675336 · Granted Jan 6, 2004

Estimated economic value: $5,776,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurage data setup/hold timing circuit with user programmable delay2005
Semiconductor memory self-test controllable at board level using standard interf2004
Method, architecture and circuit for controlling and/or operating an oscillator2003
Data packet transmission scheduling2003
Fifo bus-sizing, bus-matching datapath architecture2003
Fifo bus-sizing, bus-matching datapath architecture2003
Circuit, architecture and method for reading an address counter and/or matching 2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Data packet transmission scheduling using a partitioned heap2002
Memory architecture2002
Composite flag generation for DDR FIFOs2002