Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory architecture

Memory architecture

US Patent 6400642 · Granted Jun 4, 2002

Estimated economic value: $6,851,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of full semiconductor chip timing closure2010
Method and system for providing hybrid clock distribution2008
Multi-bit deskewing of bus signals using a training pattern2006
Configurage data setup/hold timing circuit with user programmable delay2005
Distributed test architecture for multiport RAMs or other circuitry2004
Method, architecture and circuit for controlling and/or operating an oscillator2003
Data packet transmission scheduling2003
Static timing analysis with simulations on critical path netlists generated by s2003
Fifo bus-sizing, bus-matching datapath architecture2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Data packet transmission scheduling using a partitioned heap2002
Composite flag generation for DDR FIFOs2002