Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fifo bus-sizing, bus-matching datapath architecture

Fifo bus-sizing, bus-matching datapath architecture

US Patent 6526470 · Granted Feb 25, 2003

Estimated economic value: $2,158,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurage data setup/hold timing circuit with user programmable delay2005
Semiconductor memory self-test controllable at board level using standard interf2004
Distributed test architecture for multiport RAMs or other circuitry2004
Distributed test architecture for multiport RAMs or other circuitry2004
Method, architecture and circuit for controlling and/or operating an oscillator2003
Data packet transmission scheduling2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Low voltage differential amplifier with high voltage protection2002
Bitline/dataline short scheme to improve fall-through timing in a multi-port mem2002
Data packet transmission scheduling using a partitioned heap2002
Flag generation scheme for FIFOs2002