Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory self-test controllable at board level using standard interface

Semiconductor memory self-test controllable at board level using standard interface

US Patent 6681359 · Granted Jan 20, 2004

Estimated economic value: $8,504,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Static leakage current and power estimation2019
High speed FIFO synchronous programmable full and empty flag generation2006
High speed asynchronous and programmable state machine for generating almost ful2005
Distributed test architecture for multiport RAMs or other circuitry2004
High speed FIFO synchronous programmable full and empty flag generation2003
Fifo bus-sizing, bus-matching datapath architecture2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Circuits, architectures, and methods for generating a periodic signal in a memor2002
High speed asynchronous and programmable state machine for generating almost emp2002