Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports

Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports

US Patent 6510483 · Granted Jan 21, 2003

Estimated economic value: $2,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, method, and graphical user interface for temporal presentation and navig2025
Dali line-failure-based driver dimming mode detection via load power measurement2022
Isolation of digital signals in a lighting control transceiver2020
Emergency lighting system and method for automatic heating power equalization2019
Emergency lighting driver with programmable output power2018
Digital communication interface circuit for line-pair with duty cycle imbalance 2018
Digital communication interface circuit for line-pair with duty cycle imbalance 2016
Digital communication receiver interface circuit for line-pair with duty cycle i2016
Digital communication interface circuit for line-pair with individually adjustab2015
Memory architecture having two independently controlled voltage pumps2013
Multi-port arbitration system and method2013
Method and apparatus to implement a reset function in a non-volatile static rand2012