Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Column redundancy scheme for bus-matching fifos

Column redundancy scheme for bus-matching fifos

US Patent 6292013 · Granted Sep 18, 2001

Estimated economic value: $19,883,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple sensor data processor interface and relay2023
Multiple sensor data processor interface and relay2019
Multiple sensor data processor interface and relay2017
Configurage data setup/hold timing circuit with user programmable delay2005
Distributed test architecture for multiport RAMs or other circuitry2004
Method, architecture and circuit for controlling and/or operating an oscillator2003
Data packet transmission scheduling2003
Fifo bus-sizing, bus-matching datapath architecture2003
Fifo bus-sizing, bus-matching datapath architecture2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Low voltage differential amplifier with high voltage protection2002
Bitline/dataline short scheme to improve fall-through timing in a multi-port mem2002