Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method of making strained semiconductor CMOS transistors having lattice-mismatched semiconductor regions underlying source and drain regions

Structure and method of making strained semiconductor CMOS transistors having lattice-mismatched semiconductor regions underlying source and drain regions

US Patent 6891192 · Granted May 10, 2005

Estimated economic value: $5,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced linerless vias2025
Semiconductor structure with backside metallization layers2025
Method and structure of forming sidewall contact for stacked FET2025
Stressed material within gate cut region2025
Stacked FETS including devices with thick gate oxide2025
Stacked FET contact formation2025
Vertical silicon Josephson Junction device for qubit applications2025
CPP-agnostic source-drain contact formation for gate-all-around devices with die2025
Phase change memory gaps2025
Short circuit detection in a read/write assist capacitor of a memory2025
P-type field effect transistor (PFET) on a silicon germanium (Ge) buffer layer t2025
Device mismatch mitigation for medium range and beyond distances2025