Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for minimizing the critical dimension growth of a feature on a semiconductor wafer

Method for minimizing the critical dimension growth of a feature on a semiconductor wafer

US Patent 6774046 · Granted Aug 10, 2004

Estimated economic value: $1,193,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Notch stop pulsing process for plasma processing system2011
Methods and apparatus for sequentially alternating among plasma processes in ord2008
Reactor with heated and textured electrodes and surfaces2008
Reactor with heated and textured electrodes and surfaces2008
Reactor with heated and textured electrodes and surfaces2008
Methods for minimizing mask undercuts and notches for plasma processing system2008
Plasma etch reactor and method2007
Plasma etch reactor and method2007
Plasma etch reactor and method2007
Plasma etch reactor and method2007
Method for using a hard mask for critical dimension growth containment2005
Method for using a hard mask for critical dimension growth containment2005