Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Jogging structure for wiring translation between grids with non-integral pitch ratios in chip carrier modules

Jogging structure for wiring translation between grids with non-integral pitch ratios in chip carrier modules

US Patent 6762489 · Granted Jul 13, 2004

Estimated economic value: $8,966,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2023
Semiconductor package floating metal checks2021
Automated generation of surface-mount package design2020
Semiconductor package floating metal checks2019
Crosstalk reduction between signal layers in a multilayered package by variable-2019
Crosstalk reduction between signal layers in a multilayered package by variable-2018
Method and apparatus for assembling a semiconductor package2016
Semiconductor device packaging having pre-encapsulation through via formation us2015
Method for forming die assembly with heat spreader2015
Crosstalk reduction between signal layers in a multilayered package by variable-2015
Semiconductor device packaging having pre-encapsulation through via formation us2014