Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated generation of surface-mount package design

Automated generation of surface-mount package design

US Patent 10706204 · Granted Jul 7, 2020

Estimated economic value: $3,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2023
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2023
Thin film capacitors for core and adjacent build up layers2022
Photonics package with face-to-face bonding2021
Photonics package with face-to-face bonding2021
Semiconductor package metal shadowing checks2021
Semiconductor package metal shadowing checks2021
Semiconductor package floating metal checks2021
Semiconductor package floating metal checks2021
Semiconductor package floating metal checks2021