Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-chip die module

Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-chip die module

US Patent 11775004 · Granted Oct 3, 2023

Estimated economic value: $6,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Multi-phase clock generation circuit with digital calibration2025
Multicomponent module design and fabrication2025
Reducing voltage drooping in a microelectronic chip2025
Implementing optimal coarse programmable delay setting in skew adjust closed loo2025
Dense via pitch interconnect to increase wiring density2025
Communication systems for power supply noise reduction2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024