Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of partitioning large transistor design to facilitate transistor level timing

Method of partitioning large transistor design to facilitate transistor level timing

US Patent 6588000 · Granted Jul 1, 2003

Estimated economic value: $13,647,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Tapered device for lateral gate all around devices2025
Self-aligned method for vertical recess for 3D device integration2025
Interdigitated device stack2025
Wiring in diffusion breaks in an integrated circuit2025
Inter-tier power delivery network (PDN) for dense gate-on-gate 3D logic integrat2024
Integrated high efficiency transistor cooling2024
Inter-level handshake for dense 3D logic integration2024
Power-tap pass-through to connect a buried power rail to front-side power distri2024
Double cross-couple for two-row flip-flop using CFET2024
Multi-tier backside power delivery network for dense gate-on-gate 3D logic2023
Method of 3D logic fabrication to sequentially decrease processing temperature a2023