Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of 3D logic fabrication to sequentially decrease processing temperature and maintain material thermal thresholds

Method of 3D logic fabrication to sequentially decrease processing temperature and maintain material thermal thresholds

US Patent 11764113 · Granted Sep 19, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for wafer alignment2025
Method for chuck compensation via wafer shape control2025
Wafer chuck designs and methods for retaining a processing liquid on a surface o2025
Wet-dry bilayer resist2025
Method to form narrow slot contacts2025
In-situ lithography pattern enhancement with localized stress treatment tuning u2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Ultra-shallow dopant and ohmic contact regions by solid state diffusion2025
Tapered device for lateral gate all around devices2025
Tapered device for lateral gate all around devices2025