Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for verifying configuration of a programmable logic device

System and method for verifying configuration of a programmable logic device

US Patent 6553523 · Granted Apr 22, 2003

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wireless network connections for electric vehicle chargers2025
Vehicle charging system2024
Methods of implementing and modeling interconnect lines at optional boundaries i2011
Methods of implementing and modeling interconnect lines at optional boundaries i2008
Methods of routing programmable logic devices to minimize programming time2007
Routing with frame awareness to minimize device programming time and test cost2006
Methods of routing programmable logic devices to minimize programming time2006
PLD device representation with factored repeatable tiles2006
Methods of generating test designs for testing specific routing resources in pro2006
Methods of resource optimization in programmable logic devices to reduce test ti2005
Partial reconfiguration of a programmable logic device using an on-chip processo2005
Clock template for configuring a programmable gate array2004