Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of generating test designs for testing specific routing resources in programmable logic devices

Methods of generating test designs for testing specific routing resources in programmable logic devices

US Patent 7058919 · Granted Jun 6, 2006

Estimated economic value: $7,809,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Method of selecting routing resources in a multi-chip integrated circuit device2019
Timing closure of circuit designs for integrated circuits2019
Device graphics rendering for electronic designs2019
Generating clock trees for a circuit design2018
Placement and routing of clock signals for a circuit design2018
Graphical representation of integrated circuits2016
Clock region partitioning and clock routing2016
Hierarchical pushdown of cells and nets to any logical depth2016
Wide band deterministic interface2015
Method for data transport2014
Implementing sub-circuits with predictable behavior within a circuit design2013