Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of routing programmable logic devices to minimize programming time

Methods of routing programmable logic devices to minimize programming time

US Patent 7249335 · Granted Jul 24, 2007

Estimated economic value: $11,968,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Method of selecting routing resources in a multi-chip integrated circuit device2019
Timing closure of circuit designs for integrated circuits2019
Generating clock trees for a circuit design2018
Placement and routing of clock signals for a circuit design2018
Clock region partitioning and clock routing2016
Hierarchical pushdown of cells and nets to any logical depth2016
Wide band deterministic interface2015
Implementing sub-circuits with predictable behavior within a circuit design2013
Methods of prioritizing routing resources to generate and evaluate test designs 2013
Generating a module interface for partial reconfiguration design flows2012
Latch based optimization during implementation of circuit designs for programmab2012