Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of prioritizing routing resources to generate and evaluate test designs in programmable logic devices

Methods of prioritizing routing resources to generate and evaluate test designs in programmable logic devices

US Patent 8418221 · Granted Apr 9, 2013

Estimated economic value: $2,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Method of selecting routing resources in a multi-chip integrated circuit device2019
Device graphics rendering for electronic designs2019
Graphical representation of integrated circuits2016
Method for data transport2014
Generating a module interface for partial reconfiguration design flows2012
Determining timing paths within a circuit block of a programmable integrated cir2012
Method of routing a design to increase the quality of the design2012
Method and apparatus for testing programmable integrated circuits2011
Isolation verification within integrated circuits2011
Generating a module interface for partial reconfiguration design flows2011
Method and apparatus for providing secure intellectual property cores for a prog2011