Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for providing secure intellectual property cores for a programmable logic device

Method and apparatus for providing secure intellectual property cores for a programmable logic device

US Patent 7890917 · Granted Feb 15, 2011

Estimated economic value: $6,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Method of selecting routing resources in a multi-chip integrated circuit device2019
Compiler directed cache coherence for many caches generated from high-level lang2016
Processor and cache arrangement with selective caching between first-level and s2014
Secure cloud computing infrastructure2014
Generation of cache architecture from a high-level language description2013
Methods of prioritizing routing resources to generate and evaluate test designs 2013
Generating a module interface for partial reconfiguration design flows2012
Generating a module interface for partial reconfiguration design flows2011
Methods for automatically generating fault mitigation strategies for electronic 2011
Floating-point processing unit for successive floating-point operations2011
Determining sizes of FIFO buffers between functional blocks in an electronic cir2010