Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of cache architecture from a high-level language description

Generation of cache architecture from a high-level language description

US Patent 8473904 · Granted Jun 25, 2013

Estimated economic value: $3,352,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Access frequency caching hardware structure2022
Persistence of write requests in a database proxy2022
System and method for a database proxy2022
Techniques for accelerating compaction2022
System and method to accelerate compaction2021
Message passing in a data processing system2021
System and method for a database proxy2021
Systems and methods for congestion control in a network2021
Cache stashing in a data processing system2020
User controlled file synchronization limits2019
System and method for a database proxy2019
Stream memory management unit (SMMU)2018