Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor and cache arrangement with selective caching between first-level and second-level caches

Processor and cache arrangement with selective caching between first-level and second-level caches

US Patent 8868833 · Granted Oct 21, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User controlled file synchronization limits2019
Searching data files using a key map2018
Protection against unauthorized cloning of electronic devices2018
Data deduplication with encryption2017
Generation of public-private key pairs2017
Opportunistic, priority-based object synchronization2016
Compiler directed cache coherence for many caches generated from high-level lang2016
Protection of shared data2015
Secure cloud computing infrastructure2014
Secure cloud computing infrastructure2014
Synchronization of parallel memory accesses in a dataflow circuit2013
Generation of cache architecture from a high-level language description2013