Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Routing with frame awareness to minimize device programming time and test cost

Routing with frame awareness to minimize device programming time and test cost

US Patent 7149997 · Granted Dec 12, 2006

Estimated economic value: $9,793,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Method of selecting routing resources in a multi-chip integrated circuit device2019
Device graphics rendering for electronic designs2019
Graphical representation of integrated circuits2016
Method for data transport2014
Methods of prioritizing routing resources to generate and evaluate test designs 2013
Methods of prioritizing routing resources to generate and evaluate test designs 2013
Generating a module interface for partial reconfiguration design flows2012
Determining timing paths within a circuit block of a programmable integrated cir2012
Method of routing a design to increase the quality of the design2012
Method and apparatus for testing programmable integrated circuits2011
Methods of implementing and modeling interconnect lines at optional boundaries i2011