Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock template for configuring a programmable gate array

Clock template for configuring a programmable gate array

US Patent 6732347 · Granted May 4, 2004

Estimated economic value: $23,740,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time-multiplexed implementation of hardware accelerated functions in a programma2022
Per instance core control in accelerated computing environments2022
Identifying a deficiency of a facility2021
Partial reconfiguration of integrated circuits using shell representation of pla2021
Partial reconfiguration for Network-on-Chip (NoC)2021
Extend routing range for partial reconfiguration2020
Partial reconfiguration of integrated circuits using shell representation of pla2020
Timing insulation circuitry for partial reconfiguration of programmable integrat2020
Dynamic platform support in programmable integrated circuits2020
Hierarchical partial reconfiguration for programmable integrated circuits2020
Method of enabling a partial reconfiguration in an integrated circuit device2020
Implementing circuit designs adapted for partial reconfiguration2019