Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structures for wafer level test and burn-in

Structures for wafer level test and burn-in

US Patent 6426904 · Granted Jul 30, 2002

Estimated economic value: $10,205,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interface level-shifter dual-rail memory architecture2025
Multi-element memory device with power for individual elements2025
Timing-drift calibration2024
Three dimensional (3D) memories with multiple resistive change elements per cell2024
Transforming a logical netlist into a hierarchical parasitic netlist2024
Detecting and reporting the status of an overvoltage protection device2024
Thin single-crystal silicon solar cells mounted to a structural support member a2024
Protocol for memory power-mode control2024
Multi-element memory device with power control for individual elements2024
2T-1R architecture for resistive ram2024
Non-fighting level shifters2024
Memory instance reconfiguration using super leaf cells2023