Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface level-shifter dual-rail memory architecture

Interface level-shifter dual-rail memory architecture

US Patent 12340864 · Granted Jun 24, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with hybrid write assist scheme2025
Memory with external clock synchronized operation2025
Memory with external clock synchronized operation2025
Rules driven application synchronization by automatically detecting different te2025
Localized and relocatable software placement and NoC-based access to memory cont2025
Reducing memory device bitline leakage2025
Reduced circuit area memory device with a half-word memory architecture2025
Delay circuit2025
Intelligently expanding search results ahead-of-time2025
Pseudo-2-port memory with dual pre-charge circuits2025
Reducing spurious write operations in a memory device2025
Output driver level-shifting latch circuit for dual-rail memory2025