Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list

Method for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list

US Patent 6405304 · Granted Jun 11, 2002

Estimated economic value: $14,396,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple write during simultaneous memory access of a multi-port memory device2017
Multiple write during simultaneous memory access of a multi-port memory device2014
Fault tolerant scannable glitch latch2014
Method and circuits for early detection of a full queue2012
Method and circuits for early detection of a full queue2012
High speed and high throughput digital communications processor with efficient c2010
Implementing locks in a distributed processing system2009
Apparatus and method for synchronizing multiple threads in an out-of-order micro2009
Versatile register file design for a multi-threaded processor utilizing differen2008
Partial address compares stored in translation lookaside buffer2007
Message based power management in a multi-processor system2007
Use of a signal line to adjust width and/or frequency of a communication link du2006