Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast read/write cycle memory device having a self-timed read/write control circuit

Fast read/write cycle memory device having a self-timed read/write control circuit

US Patent 6392957 · Granted May 21, 2002

Estimated economic value: $5,258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DRAM sense amplifier architecture with reduced power consumption and related met2025
Merged power delivery2024
Delay circuit with multiple dependencies2022
Sram bit cell retention2021
Retention voltage generator circuit2021
Low leakage power switch2020
Low leakage power switch2019
Method for making a semiconductor device including threshold voltage measurement2019
Semiconductor device including threshold voltage measurement circuitry2018
Dram architecture to reduce row activation circuitry power and peripheral leakag2018
Integrated circuit devices and methods2018
Adaptive diode sizing techniques for reducing memory power leakage2018